



4-24-00
00/142/00
JCS25 U.S. PTO
**UTILITY
PATENT APPLICATION
TRANSMITTAL**

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No.	135469-200200 (P04342)
First Inventor	Arthur Joseph Kalb
Title	APPARATUS AND METHOD FOR CONVERTING ANALOG SIGNAL TO PULSE-WIDTH-MODULATED SIGNAL
Express Mail Label No.	EL563098282US

4-24-00
JCS25 U.S. PTO
3525 955607
04/21/00

APPLICATION ELEMENTS <i>See MPEP chapter 600 concerning utility patent application contents.</i>		ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington DC 20231		
<p>1. <input checked="" type="checkbox"/> *Fee Transmittal Form (e.g., PTO/SB/17) <i>(Submit an original and a duplicate for fee processing.)</i></p> <p>2. <input checked="" type="checkbox"/> Specification [Total Pages 21] <i>(preferred arrangement as set forth below)</i> <ul style="list-style-type: none"> • Descriptive Title of the Invention • Cross References to Related Applications • Statement Regarding Fed Sponsored R & D • Reference to Microfiche Appendix • Background of the Invention • Brief Description of the Drawings <i>(if filed)</i> • Detailed Description • Claim(s) • Abstract of the Disclosure <p>3. <input checked="" type="checkbox"/> Drawing(s) (35 U.S.C. 113) [Total Sheets 4]</p> <p>4. <input type="checkbox"/> Oath or Declaration [Total Pages] a. <input type="checkbox"/> Newly executed (original or copy) b. <input type="checkbox"/> Copy from a prior application (37 C.F.R. §1.63(d)) <i>(for continuation/division with Box 16 completed)</i> <ul style="list-style-type: none"> i. <input type="checkbox"/> DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b) <p>16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:</p> <p><input type="checkbox"/> Continuation <input type="checkbox"/> Divisional <input type="checkbox"/> Continuation-in-part (CIP) of prior application No.: _____ / _____</p> <p>Prior application information: Examiner: _____ Group Art Unit: _____</p> <p>For CONTINUATION OR DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation <u>can only</u> be relied upon when a portion has been inadvertently omitted from the submitted application parts.</p> <p>17. CORRESPONDENCE ADDRESS</p> <table border="1"> <tr> <td>Mark A. Dalla Valle Baker & McKenzie Two Embarcadero Center San Francisco, CA 94111-3909 Telephone: (415) 576-3000 Facsimile: (415) 576-3099</td> <td>By Mark A. Dalla Valle Registration No. 34,147 Date: April 21, 2000</td> </tr> </table> </p></p>			Mark A. Dalla Valle Baker & McKenzie Two Embarcadero Center San Francisco, CA 94111-3909 Telephone: (415) 576-3000 Facsimile: (415) 576-3099	By Mark A. Dalla Valle Registration No. 34,147 Date: April 21, 2000
Mark A. Dalla Valle Baker & McKenzie Two Embarcadero Center San Francisco, CA 94111-3909 Telephone: (415) 576-3000 Facsimile: (415) 576-3099	By Mark A. Dalla Valle Registration No. 34,147 Date: April 21, 2000			

**APPARATUS AND METHOD FOR CONVERTING ANALOG SIGNAL
TO PULSE-WIDTH-MODULATED SIGNAL**

BACKGROUND OF THE INVENTION

5 **1. Field of the Invention**

The present invention relates to oversampled, noise-shaping signal processing circuits, and in particular, to noise-shaped, high-efficiency amplifiers which convert an analog input signal to a pulse-width-modulated output signal.

10

2. Description of the Related Art

Referring to Figure 1, a conventional high-efficiency amplifier system 10 includes, in various forms, a modulator 12, an amplifier 14 and a filter 16, interconnected substantially as shown. The analog input signal 11 is modulated by the modulator 12 and the modulated signal 13 is amplified by the amplifier 14 which is typically a switching circuit so as to maintain high-efficiency. The amplified signal 15 is filtered by the filter 16 to produce the desired analog output signal 17. The amplifier 14 is a switching amplifier so as to minimize power dissipation, thereby allowing the modulator 12 and amplifier 14 to be integrated within a single integrated circuit 18.

One problem associated with such a system 10 is that of power supply ripple being coupled into the output signal 17 through the amplifier 14. Accordingly, techniques are needed to increase power supply rejection, particularly when using switching amplifiers.

25 Referring to Figure 2, one technique involves noise shaping the output signal spectrum. This is done by feeding back the output signal 15 from the amplifier 14 via a feedback network 22. The resulting feedback signal 23 is then differentially summed with the input signal 11 in a signal summer 24. The resulting sum signal 25 is modulated by the modulator 12, rather than the original input signal 11.

30 Alternatively, the filtered output signal 17 from the filter 16 can be fed back instead of the non-filtered signal 15. However, the problem associated with

feeding back the filtered output signal 17 is the difficulty in creating a system which is stable and still has a high gain and wide bandwidth. This problem arises due to the fact that the filter 16 is typically a second order filter with a natural, or cutoff, frequency which is just outside the bandwidth of interest. The two poles associated with this filter 16 restrict the open loop unity crossover bandwidth of the overall loop to the cutoff frequency, which is approximately the signal bandwidth. This means that the in-band gain cannot be very large. As a result, suppression of power supply ripple, switching noise and other undesirable in-band signals is generally minimal.

On the other hand, feeding back the non-filtered signal 15, *i.e.*, directly from the switching node output of the amplifier 14, the amount of feedback (*i.e.*, with respect to gain and bandwidth) is less restricted thereby making it possible to use more sophisticated feedback techniques, such as noise shaping. Noise shaping techniques, sometimes referred to as delta-sigma techniques, allow for the selective reduction of quantization noise present at the switching output of the high-efficiency amplifier stage 14.

Referring to Figure 3, a conventional delta-sigma loop includes a serial configuration of integrators 32, 34, quantizer 36, amplifier 38, feedback network 40 and signal summing stages 42, 44 interconnected in a loop substantially as shown. (This delta-sigma loop configuration is illustrated as a second order configuration, but it will be readily understood that the techniques discussed herein can be scaled as desired to higher order loop configurations as well.) The feedback network 40 can implement various forms of feedback techniques.

For example, when the amplifier output 39 is to be fed back, and such output 39 is an analog signal, the feedback network 40 may include filtering when sampled integrators 32, 34 are used. Alternatively, if the integrators 32, 34 are continuous time integrators, the feedback network 40 need not necessarily include filtering, but may provide only continuous time gain as needed for the feedback signals 41a, 41b. Alternatively, if the quantizer output 37 is to be fed back, the feedback network 40 may include discrete time feedback, such as a digital-to-analog conversion function, so as to provide appropriate analog feedback

signals 41a, 41b. Various combinations and permutations of these types of feedback for continuous time and sampled integrators are discussed in more detail in U.S. Patent No. 5,777,512, the disclosure of which is incorporated herein by reference.

5 Problems associated with conventional noise-shaped, high-efficiency amplifiers, such as those discussed above, have involved the choice between providing a pulse density modulated (PDM) signal or a continuous pulse-width modulated (PWM) signal as the output. If a PDM signal is used, the resulting output signal has low distortion levels, but contains a high amount of in-band signal noise. Conversely, a continuous PWM signal has less in-band signal noise, but a higher degree of signal distortion. Accordingly, it would be desirable to provide a noise-shaped, high-efficiency amplifier system with less in-band signal noise than a PDM system and less signal distortion than a continuous PWM system.

10

15

SUMMARY OF THE INVENTION

20 A circuit for converting an analog signal to a pulse-width-modulated (PWM) signal uses noise shaping techniques, such as a delta-sigma amplifier, along with a discrete PWM stage to produce a discrete PWM output signal having lower in-band signal noise than a PDM system and a lower signal distortion than a continuous PWM system. Additionally, a multiple bit quantization stage can be used to drive the discrete PWM stage.

25 An apparatus including a circuit for converting an analog signal to a pulse-width-modulated signal in accordance with one embodiment of the present invention includes an integration stage, a modulation stage and a feedback stage. The integration stage is configured to receive, combine and integrate an analog input signal and a set of one or more feedback signals and in accordance therewith provide a set of one or more integrated signals. The modulation stage, coupled to the integration stage, is configured to receive and modulate a final portion of the set of one or more integrated signals and in accordance therewith provide a discrete time pulse width modulated signal. The feedback stage, coupled between

30

the modulation stage and the integration stage, is configured to receive the discrete pulse width modulated signal and in accordance therewith provide a portion of the set of one or more feedback signals.

5 An apparatus including a circuit for converting an analog signal to a pulse-width-modulated signal in accordance with another embodiment of the present invention includes:

10 integration means for receiving, combining and integrating an analog input signal and a set of one or more feedback signals and in accordance therewith providing a set of one or more integrated signals;

15 modulation means for receiving and modulating a final portion of said set of one or more integrated signals and in accordance therewith providing a discrete time pulse width modulated signal; and

20 feedback means for receiving the discrete time pulse width modulated signal and in accordance therewith providing a portion of the set of one or more feedback signals.

25 A method for converting an analog signal to a pulse-width-modulated signal in accordance with another embodiment of the present invention includes the steps of:

20 receiving, combining and integrating an analog input signal and a set of one or more feedback signals and in accordance therewith generating a set of one or more integrated signals;

25 generating a discrete time pulse width modulated signal in accordance with said set of one or more integrated signals; and

30 feeding back the discrete time pulse width modulated signal as a first portion of the set of one or more feedback signals.

BRIEF DESCRIPTION OF THE DRAWINGS

30 Figure 1 is a functional block diagram of a conventional high-efficiency switching amplifier system.

Figure 2 is a functional block diagram of a conventional high-efficiency switching amplifier system using feedback for noise shaping.

Figure 3 is a functional block diagram of a conventional high-efficiency switching amplifier system using delta-sigma noise shaping techniques.

Figure 4 is a functional block diagram of a high-efficiency switching amplifier system using noise shaping techniques in accordance with one embodiment of the present invention.

5

Figure 5 is a functional block diagram of a high-efficiency switching amplifier system using noise shaping techniques in accordance with another embodiment of the present invention.

10

DETAIL DESCRIPTION OF THE INVENTION

Referring to Figure 4, a high-efficiency switching amplifier system 100 using noise shaping techniques in accordance with one embodiment of the present invention includes serially coupled integrators 102, 104, a quantizer 106, a discrete pulse-width modulator 108, a feedback network 110 and signal summers 112, 114, interconnected in a closed loop configuration substantially as shown. The input analog signal 101 is alternately summed with feedback signals 111a, 111b in the signal summers 112, 114 and integrated by the integrators 102, 104, in accordance with well-known delta-sigma techniques. (A second order delta-sigma configuration is shown and discussed herein, but it will be readily understood that higher order delta-sigma techniques can also be used in accordance with the present invention.) The resulting signal 105 is then quantized in a multiple-bit quantizer stage 106, and the multi-bit quantized signal 107 is converted to a discrete time PWM signal 109 by the discrete pulse-width modulator stage 108. This output signal 109 is an analog signal which is then fed back through the feedback network 110 to produce the feedback signals 111a, 111b used by the delta-sigma section.

25

In accordance with well-known techniques, the feedback network 110 can provide either continuous time feedback or discrete time feedback depending upon the nature of the integrators 102, 104. For example, if the integrators 102, 104 are continuous time integrators which inherently accept low frequencies and reject high frequencies, the feedback network 110 can merely provide continuous time

30

gain as needed. Alternatively, if the integrators 102, 104 are sampled integrators, the feedback network 110 will provide anti-alias filtering (e.g., lowpass filtering for baseband feedback signals or bandpass filtering for feedback signals which are not baseband), plus continuous time gain as needed. (Various combinations and permutations of continuous time and discrete time feedback networks used with continuous time and sampled integrators are discussed in more detail in the aforementioned U.S. Patent No. 5,777,512, the disclosure of which is incorporated herein by reference.) Further alternatively, the input analog signal 101 can be fed forward via a feed forward stage 116 (e.g., with signal gain or filtering characteristics as desired) with the resultant signal 117 then being summed with integrated signal 103 and feedback signal 111b. (Other possible combinations and permutations of feed forward configurations for the input signal and various ones of the integrated signals will be readily apparent to one of ordinary skill in such art.)

With respect to the quantizer 106 and discrete pulse-width modulator 108, it will be readily understood that, in accordance with well-known techniques, these elements can also be "merged" into a single functional unit. For example, an analog-to-discrete-time-pulse-width modulation conversion can be performed in such a manner that no multi-bit quantized signal 107 need be generated.

Referring to Figure 5, an alternative system 200 in accordance with another embodiment of the present invention provides more discrete feedback paths. Feedback network 110 provides feedback for the discrete time PWM signal 109, as discussed above, while another feedback network 120 creates a minor feedback loop by feeding back the multibit quantized signal 107. In accordance with one embodiment, the major loop feedback network 110 is a continuous time feedback network for feeding back the analog discrete time PWM signal 109, while the minor loop feedback network 120 is a discrete time feedback network (e.g., a digital-to-analog conversion circuit) for feeding back the multi-bit digital quantized signal 107.

Based upon the foregoing, it can be seen that a noise-shaped, high-efficiency amplifier system in accordance with the present invention provides some of the advantages associated with continuous pulse-width modulation (low

noise) while also providing some of the advantages associated with pulse density modulation (high linearity). Furthermore, multiple bit quantization is provided, thereby providing for a greater degree of inherent stability of the delta-sigma modulator. Hence, such a system is as close to PDM as possible while still maintaining a desirable degree of stability within the system.

5

Various other modifications and alterations in the structure and method of operation of this invention will be apparent to those skilled in the art without departing from the scope and spirit of the invention. Although the invention has been described in connection with specific preferred embodiments, it should be understood that the invention as claimed should not be unduly limited to such specific embodiments. It is intended that the following claims define the scope of the present invention and that structures and methods within the scope of these claims and their equivalents be covered thereby.

10

15

20

25

30

WHAT IS CLAIMED IS:

1. An apparatus including a circuit for converting an analog signal to a pulse-width-modulated signal, comprising:

5 an integration stage configured to receive, combine and integrate an analog input signal and a set of one or more feedback signals and in accordance therewith provide a set of one or more integrated signals;

10 a modulation stage, coupled to said integration stage, configured to receive and modulate a final portion of said set of one or more integrated signals and in accordance therewith provide a discrete time pulse width modulated signal; and

15 a first feedback stage, coupled between said modulation stage and said integration stage, configured to receive said discrete pulse width modulated signal and in accordance therewith provide a first portion of said set of one or more feedback signals.

2. The apparatus of claim 1, wherein:

20 said integration stage comprises an adder circuit configured to receive and add said analog input signal and said first portion of said set of one or more feedback signals and in accordance therewith provide a first combined signal; and

25 said integration stage is further configured to integrate said first combined signal and in accordance therewith provide said set of one or more integrated signals.

3. The apparatus of claim 1, wherein:

30 said integration stage comprises an adder circuit configured to receive and add said analog input signal and said first portion of said set of one or more feedback signals and in accordance therewith provide a first combined signal;

35 said integration stage is further configured to integrate said first combined signal and in accordance therewith provide an initial portion of said set of one or more integrated signals; and said integration stage further comprises a feed forward circuit configured to receive and feed forward said analog input signal and in accordance therewith provide a feed forward signal.

4. The apparatus of claim 1, wherein said integration stage comprises at least one continuous-time integrator circuit.

5 5. The apparatus of claim 1, wherein said integration stage comprises at least one sampled integrator circuit.

10 6. The apparatus of claim 1, wherein said modulation stage comprises:

15 a quantization stage, coupled to said integration stage, configured to receive and quantize said final portion of said set of one or more integrated signals and in accordance therewith provide a quantized signal; and

15 a pulse width modulation stage, coupled to said quantization stage, configured to receive said quantized signal and in accordance therewith provide said discrete time pulse width modulated signal.

20 7. The apparatus of claim 6, wherein said quantization stage comprises a multibit quantization circuit configured to convert said final portion of said set of one or more integrated signals to a digital signal having multiple bits as said quantized signal.

25 8. The apparatus of claim 1, wherein said pulse width modulation stage comprises a discrete pulse width modulator circuit which includes:

an input stage configured to receive at least one digital input signal as said quantized signal; and

an output stage configured to provide said discrete pulse width modulated signal corresponding to said at least one digital input signal.

30 9. The apparatus of claim 1, wherein said first feedback stage comprises at least one continuous-time feedback circuit.

10. The apparatus of claim 1, wherein said first feedback stage comprises at least one discrete time feedback circuit.

5 11. The apparatus of claim 1, wherein said first feedback stage comprises an anti-aliasing stage configured to filter said discrete pulse width modulated signal and in accordance therewith provide said first portion of said set of one or more feedback signals.

10 12. The apparatus of claim 1, further comprising a second feedback stage, coupled between said quantization stage and said integration stage, configured to receive said quantized signal and in accordance therewith provide a second portion of said set of one or more feedback signals

15 13. The apparatus of claim 12, wherein:
said integration stage comprises a first adder circuit configured to receive and add said analog input signal and said first portion of said set of one or more feedback signals and in accordance therewith provide a first combined signal;

20 said integration stage is further configured to integrate said first combined signal and in accordance therewith provide a portion of said set of one or more integrated signals;

25 said integration stage further comprises a second adder circuit configured to receive and add said portion of said set of one or more integrated signals and said second portion of said set of one or more feedback signals and in accordance therewith provide a second combined signal; and

30 said integration stage is still further configured to integrate said second combined signal and in accordance therewith provide another portion of said set of one or more integrated signals.

14. The apparatus of claim 12, wherein said integration stage comprises at least one continuous-time integrator circuit and at least one sampled integrator circuit.

15. The apparatus of claim 12, wherein said modulation stage comprises:

a quantization stage, coupled to said integration stage, configured to receive and quantize said final portion of said set of one or more integrated signals and in accordance therewith provide a quantized signal; and

5 a pulse width modulation stage, coupled to said quantization stage, configured to receive said quantized signal and in accordance therewith provide said discrete time pulse width modulated signal.

10 16. The apparatus of claim 15, wherein said quantization stage comprises a multibit quantization circuit configured to convert said final portion of said set of one or more integrated signals to a digital signal having multiple bits as said quantized signal.

15 17. The apparatus of claim 12, wherein said pulse width modulation stage comprises a discrete pulse width modulator circuit which includes:

an input stage configured to receive at least one digital input signal as said quantized signal; and

20 an output stage configured to provide said discrete pulse width modulated signal corresponding to said at least one digital input signal.

25 18. The apparatus of claim 12, wherein said first feedback stage comprises at least one continuous-time feedback circuit and said second feedback stage comprises at least one discrete time feedback circuit.

19. The apparatus of claim 12, wherein:

30 said first feedback stage comprises an anti-aliasing stage configured to filter said discrete pulse width modulated signal and in accordance therewith provide said first portion of said set of one or more feedback signals; and

said second feedback stage comprises a digital-to-analog conversion stage configured to receive and convert said quantization signal and in accordance therewith provide said second portion of said set of one or more feedback signals.

20. An apparatus including a circuit for converting an analog signal to a pulse-width-modulated signal, comprising:

5 integration means for receiving, combining and integrating an analog input signal and a set of one or more feedback signals and in accordance therewith providing a set of one or more integrated signals;

10 modulation means for receiving and modulating a final portion of said set of one or more integrated signals and in accordance therewith providing a discrete time pulse width modulated signal; and

15 first feedback means for receiving said discrete time pulse width modulated signal and in accordance therewith providing a first portion of said set of one or more feedback signals.

21. The apparatus of claim 20, wherein:

15 said integration means comprises adder means for receiving and adding said analog input signal and said first portion of said set of one or more feedback signals and in accordance therewith providing a first combined signal; and

20 said integration means is further for integrating said first combined signal and in accordance therewith providing said set of one or more integrated signals.

22. The apparatus of claim 20, wherein:

25 said integration means comprises adder means for receiving and adding said analog input signal and said first portion of said set of one or more feedback signals and in accordance therewith providing a first combined signal;

30 said integration means is further for integrating said first combined signal and in accordance therewith providing an initial portion of said set of one or more integrated signals; and

30 said integration means further comprises feed forward means for receiving and feeding forward said analog input signal and in accordance therewith providing a feed forward signal.

23. The apparatus of claim 20, wherein said integration means comprises at least one continuous-time integrator means for integrating said first combined signal in a continuous-time manner.

5 24. The apparatus of claim 20, wherein said integration means comprises at least one sampled integrator means for integrating said first combined signal in a sampled manner.

10 25. The apparatus of claim 20, wherein said modulation means comprises:

quantization means for receiving and quantizing said final portion of said set of one or more integrated signals and in accordance therewith providing a quantized signal; and

15 pulse width modulation means for receiving said quantized signal and in accordance therewith providing said discrete time pulse width modulated signal.

20 26. The apparatus of claim 25, wherein said quantization means comprises multibit quantization means for converting said final portion of said set of one or more integrated signals to a digital signal having multiple bits as said quantized signal.

25 27. The apparatus of claim 20, wherein said pulse width modulation means comprises discrete pulse width modulator means including:

input means for receiving at least one digital input signal as said quantized signal; and

output means for providing said discrete pulse width modulated signal corresponding to said at least one digital input signal.

30 28. The apparatus of claim 20, wherein said first feedback means comprises at least one continuous-time feedback means for receiving said discrete pulse width modulated signal and in accordance therewith providing said first portion of said set of one or more feedback signals in a continuous-time manner.

29. The apparatus of claim 20, wherein said first feedback means comprises at least one discrete time feedback means for receiving said discrete pulse width modulated signal and in accordance therewith providing said first portion of said set of one or more feedback signals in a digital manner.

5

30. The apparatus of claim 20, wherein said first feedback means comprises anti-aliasing means for filtering said discrete pulse width modulated signal and in accordance therewith providing said first portion of said set of one or more feedback signals.

10

31. The apparatus of claim 20, further comprising second feedback means for receiving said quantized signal and in accordance therewith providing a second portion of said set of one or more feedback signals.

15

32. The apparatus of claim 31, wherein:

20 said integration means comprises first adder means for receiving and adding said analog input signal and said first portion of said set of one or more feedback signals and in accordance therewith providing a first combined signal;

25 said integration means is further for integrating said first combined signal and in accordance therewith providing a portion of said set of one or more integrated signals;

30 said integration means further comprises second adder means for receiving and adding said portion of said set of one or more integrated signals and said second portion of said set of one or more feedback signals and in accordance therewith providing a second combined signal; and

35 said integration means is still further for integrating said second combined signal and in accordance therewith providing another portion of said set of one or more integrated signals.

30

33. The apparatus of claim 31, wherein said integration means comprises at least one continuous-time integrator means and at least one sampled integrator means for receiving, combining and integrating said analog input signal and said set of one or more feedback signals and in accordance therewith providing said set of one or more integrated signals.

5

34. The apparatus of claim 31, wherein said modulation means comprises:

10 quantization means for receiving and quantizing said final portion of said set of one or more integrated signals and in accordance therewith providing a quantized signal; and

15 pulse width modulation means for receiving said quantized signal and in accordance therewith providing said discrete time pulse width modulated signal.

20 35. The apparatus of claim 34, wherein said quantization means comprises multibit quantization means for converting said final portion of said set of one or more integrated signals to a digital signal having multiple bits as said quantized signal.

25 36. The apparatus of claim 31, wherein said pulse width modulation means comprises discrete pulse width modulator means including:

input means for receiving at least one digital input signal as said quantized signal; and

30 output means for providing said discrete pulse width modulated signal corresponding to said at least one digital input signal.

37. The apparatus of claim 31, wherein:

5 said first feedback means comprises at least one continuous-time feedback means for receiving said discrete pulse width modulated signal and in accordance therewith providing said first portion of said set of one or more feedback signals in a continuous-time manner; and

10 said second feedback means comprises at least one discrete time feedback means for receiving said discrete pulse width modulated signal and in accordance therewith providing said first portion of said set of one or more feedback signals in a digital manner.

38. The apparatus of claim 31, wherein:

15 said first feedback means comprises anti-aliasing means for filtering said discrete pulse width modulated signal and in accordance therewith providing said first portion of said set of one or more feedback signals; and

15 said second feedback means comprises digital-to-analog conversion means for receiving and converting said quantization signal and in accordance therewith providing said second portion of said set of one or more feedback signals.

20

25

30

39. A method for converting an analog signal to a pulse-width-modulated signal, comprising the steps of:

receiving, combining and integrating an analog input signal and a set of one or more feedback signals and in accordance therewith generating a set of one or more integrated signals;

5 generating a discrete time pulse width modulated signal in accordance with said set of one or more integrated signals; and

10 feeding back said discrete time pulse width modulated signal as a first portion of said set of one or more feedback signals.

40. The method of claim 39, wherein said receiving, combining and integrating step comprises:

15 receiving and adding said analog input signal and said first portion of said set of one or more feedback signals and in accordance therewith generating a first combined signal; and

integrating said first combined signal and in accordance therewith generating said set of one or more integrated signals.

20 41. The method of claim 39, wherein said receiving, combining and integrating step comprises:

receiving and adding said analog input signal and said first portion of said set of one or more feedback signals and in accordance therewith generating a first combined signal;

25 integrating said first combined signal and in accordance therewith generating an initial portion of said set of one or more integrated signals; and

feeding forward said analog input signal and in accordance therewith generating a feed forward signal.

30 42. The method of claim 39, wherein said receiving, combining and integrating step comprises generating said set of one or more integrated signals in a continuous-time manner.

43. The method of claim 39, wherein said receiving, combining and integrating step comprises generating said set of one or more integrated signals in a sampled manner.

5 44. The method of claim 39, wherein said generating step comprises: quantizing a final portion of said set of one or more integrated signals and in accordance therewith generating a quantized signal; and generating said discrete time pulse width modulated signal in accordance with said quantized signal.

10

45. The method of claim 44, wherein said quantizing step comprises converting said final portion of said set of one or more integrated signals to a digital signal having multiple bits as said quantized signal.

15

46. The method of claim 39, wherein said generating step comprises: receiving at least one digital input signal as said quantized signal; and generating said discrete pulse width modulated signal in accordance with said at least one digital input signal.

20

47. The method of claim 39, wherein said step of feeding back said discrete pulse width modulated signal as a first portion of said set of one or more feedback signals comprises feeding back said discrete pulse width modulated signal as said first portion of said set of one or more feedback signals in a continuous-time manner.

25

48. The method of claim 39, wherein said step of feeding back said discrete pulse width modulated signal as a first portion of said set of one or more feedback signals comprises feeding back said discrete pulse width modulated signal as said first portion of said set of one or more feedback signals in a digital manner.

49. The method of claim 39, wherein said step of feeding back said discrete pulse width modulated signal as a first portion of said set of one or more feedback signals comprises filtering said discrete pulse width modulated signal.

5 50. The method of claim 39, further comprising the step of feeding back said quantized signal as a second portion of said set of one or more feedback signals.

10 51. The method of claim 50, wherein said receiving, combining and integrating step comprises:

adding said analog input signal and said first portion of said set of one or more feedback signals and in accordance therewith generating a first combined signal;

15 integrating said first combined signal and in accordance therewith providing a portion of said set of one or more integrated signals;

adding said portion of said set of one or more integrated signals and said second portion of said set of one or more feedback signals and in accordance therewith generating a second combined signal; and

20 integrating said second combined signal and in accordance therewith generating another portion of said set of one or more integrated signals.

25 52. The method of claim 50, wherein said receiving, combining and integrating step comprises receiving, combining and integrating said analog input signal and said set of one or more feedback signals and in accordance therewith generating at least one continuous-time integrated signal and at least one sampled integrated signal as said set of one or more integrated signals.

30 53. The method of claim 50, wherein said generating step comprises:
quantizing a final portion of said set of one or more integrated signals and in accordance therewith generating a quantized signal; and

generating said discrete time pulse width modulated signal in accordance with said quantized signal.

54. The method of claim 53, wherein said quantizing step comprises converting said final portion of said set of one or more integrated signals to a digital signal having multiple bits as said quantized signal.

5

55. The method of claim 50, wherein said generating step comprises: receiving at least one digital input signal as said quantized signal; and generating said discrete pulse width modulated signal in accordance with said at least one digital input signal.

10

56. The method of claim 50, wherein:
said step of feeding back said discrete pulse width modulated signal as a first portion of said set of one or more feedback signals comprises receiving said discrete pulse width modulated signal and in accordance therewith generating said first portion of said set of one or more feedback signals in a continuous-time manner; and

15

20
said step of feeding back said quantized signal as a second portion of said set of one or more feedback signals comprises receiving said discrete pulse width modulated signal and in accordance therewith generating said first portion of said set of one or more feedback signals in a digital manner.

25

57. The method of claim 50, wherein:
said step of feeding back said discrete pulse width modulated signal as a first portion of said set of one or more feedback signals comprises filtering said discrete pulse width modulated signal; and

30
said step of feeding back said quantized signal as a second portion of said set of one or more feedback signals comprises converting said quantization signal to an analog signal.

ABSTRACT OF THE DISCLOSURE

A circuit for converting an analog signal to a discrete pulse-width-modulated (PWM) signal uses a delta-sigma amplifier and a discrete PWM stage to produce a discrete PWM output signal having lower in-band signal noise than a PDM system and a lower signal distortion than a continuous PWM system. A multiple bit quantization stage drives the discrete PWM stage.

10


15

20

25


30

135469-200200
(P04342)



10 →


FIGURE 1
(PRIOR ART)



20 →

FIGURE 2
(PRIOR ART)

(P04342)



30 →

FIGURE 3
(PRIOR ART)

133-769-200200
(P04342)





FIGURE 4



200 → FIGURE 5